

## Refine Search

### Search Results -

Term	Documents
"4942525"	16
4942525S	0
COMPLET\$4	0
COMPLET	24
COMPLETABLE	5
COMPLETD	1
COMPLETE	55452
COMPLETEA	4
COMPLETED	19188
COMPLETEDA	1
COMPLETEDLY	1
(4942525.PN. AND COMPLET\$4).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	1

There are more results than shown above. [Click here to view the entire set.](#)

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L56

Refine Search

Recall Text



Clear

Interrupt

### Search History

DATE: Wednesday, July 19, 2006   [Printable Copy](#)   [Create Case](#)

Set  
Name   Query  
 side by  
 side

Hit  
Count   Set  
                     Name  
                     result set

*DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR*

<u>L56</u>	4942525.pn. and complet\$4	1	<u>L56</u>
<u>L55</u>	L54 and retir\$7	0	<u>L55</u>
<u>L54</u>	4942525.pn. and (branch\$4 or dependen\$5 or conflict\$3 or contend\$3 or comptet\$4)	2	<u>L54</u>
<u>L53</u>	4942525.pn. and (dependen\$5 or conflict\$3 or contend\$3 or comptet\$4)	0	<u>L53</u>
<u>L52</u>	4942525.pn. and (conflict\$3 or contend\$3)	0	<u>L52</u>
<u>L51</u>	l3 and (conflict\$3 or contend\$3)	2	<u>L51</u>
<u>L50</u>	L49 not l44	140	<u>L50</u>
<u>L49</u>	L47 not l43	140	<u>L49</u>
<u>L48</u>	L47 not l44	178	<u>L48</u>
<u>L47</u>	L46 and l11	329	<u>L47</u>
<u>L46</u>	L39 and (instruction\$1 or operand\$1 or opcod\$3) near7 (fifo\$1 or buffer\$1)	459	<u>L46</u>

*DB=USPT; PLUR=YES; OP=OR*

<u>L45</u>	L39 and (instruction\$1 or operand\$1 or opcod\$3) near7 (fifo\$1 or buffer\$1)	392	<u>L45</u>
------------	---	-----	------------

*DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR*

<u>L44</u>	L43 not l41	173	<u>L44</u>
<u>L43</u>	L39 near45 (instruction\$1 or operand\$1 or opcod\$3) near7 (fifo\$1 or buffer\$1)	220	<u>L43</u>
<u>L42</u>	L39 near45 (instruction\$1 or operand\$1 or opcod\$3) and buffer\$1	319	<u>L42</u>
<u>L41</u>	L39 near45 (instruction\$1 or operand\$1 or opcod\$3) and buffer\$1 near12 stage\$3	80	<u>L41</u>
<u>L40</u>	L39 near15 (instruction\$1 or operand\$1 or opcod\$3) and buffer\$1 near12 stage\$3	80	<u>L40</u>
<u>L39</u>	allocat\$7 near15 depende\$5	3819	<u>L39</u>
<u>L38</u>	4942525.pn. and depend\$5	1	<u>L38</u>
<u>L37</u>	l33 not l34	11	<u>L37</u>
<u>L36</u>	l34 not l35	59	<u>L36</u>
<u>L35</u>	L33 and allocat\$7 near15 depende\$5	48	<u>L35</u>
<u>L34</u>	L33 and allocat\$7	107	<u>L34</u>
<u>L33</u>	L32 and decod\$5 near8 (concurrent\$3 or simultaneous\$3 or parallel\$5)	118	<u>L33</u>
<u>L32</u>	(reorder\$4 or rearrang\$7) and l23	434	<u>L32</u>
<u>L31</u>	l3 and complet\$3	1	<u>L31</u>
<u>L30</u>	L27 and l12	98	<u>L30</u>
<u>L29</u>	nd L28	960399	<u>L29</u>
<u>L28</u>	L27 l12	3887	<u>L28</u>
<u>L27</u>	retir\$7 near12 tempor\$7 near4 (buffer or register\$1 or stor\$5)	158	<u>L27</u>
<u>L26</u>	5481734.pn. and retir\$7	0	<u>L26</u>
<u>L25</u>	retir\$7 and l3	0	<u>L25</u>
<u>L24</u>	retir\$7 and l9	3	<u>L24</u>

<u>L23</u>	prefetch\$5 near12 (buffer\$1 or fifo\$1)	3094	<u>L23</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L22</u>	l5 and l17	1	<u>L22</u>
<u>L21</u>	l5 and l16	0	<u>L21</u>
<u>L20</u>	l5 and l13	24	<u>L20</u>
<u>L19</u>	l5 and l12	50	<u>L19</u>
<u>L18</u>	l5 and l11	85	<u>L18</u>
<u>L17</u>	(718/102-108)![CCLS]	4082	<u>L17</u>
<u>L16</u>	(717/159-162)[CCLS]	891	<u>L16</u>
<u>L15</u>	(711/118-221)[CCLS]	23669	<u>L15</u>
<u>L14</u>	(711/118-221)![CCLS]	23669	<u>L14</u>
<u>L13</u>	(711/118-221)[CCLS]	23669	<u>L13</u>
<u>L12</u>	(712/205-219, 225-228, 245-248, 233-240)[CCLS]	3827	<u>L12</u>
<u>L11</u>	(712/2-300)[CCLS]	12348	<u>L11</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L10</u>	l3 and branch\$4 near12 predict\$5	1	<u>L10</u>
<u>L9</u>	L7 and branch\$4 near12 predict\$5	14	<u>L9</u>
<u>L8</u>	L7 and branch\$4 near12 predict\$5	14	<u>L8</u>
<u>L7</u>	L5 near55 (fifo or buffer\$1 or register\$1) near8 instruction\$1	52	<u>L7</u>
<u>L6</u>	L5 near25 buffer\$1	7	<u>L6</u>
<u>L5</u>	(concurrent\$3 or simultaneous\$3 or parallel\$5) near8 transfer\$5 near8 register near1 file	131	<u>L5</u>
<u>L4</u>	L3 and renam\$5	1	<u>L4</u>
<u>L3</u>	5488729.pn.	2	<u>L3</u>
<u>L2</u>	L1 and (concurrent\$3 or simultaneous\$3 or parallel\$5) near7 issu\$5	175	<u>L2</u>
<u>L1</u>	renam\$5 and bypass\$5 and instruction\$1 near7 (fetch\$5 or prefetch\$5)	729	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((buffer, fifo\*) &lt;near/5&gt; instruction\* &lt;and&gt; (fetch\*, prefetch\*) &lt;and&gt; issu\*)&amp;1..."

e-mail

Your search matched 8 of 1373978 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

(((buffer, fifo\*) &lt;near/5&gt; instruction\* &lt;and&gt; (fetch\*, prefetch\*) &lt;and&gt; issu\*)&lt;in&gt;meta

[Search](#)☐ Check to search only within this results set

Display Format:



Citation



Citation &amp; Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ 1. **Using virtual load/store queues (VLSQs) to reduce the negative effects of reordered memory**  
 Jaleel, J.; Jacob, B.;  
[High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on](#)  
 12-16 Feb. 2005 Page(s):191 - 200  
 Digital Object Identifier 10.1109/HPCA.2005.42  
[AbstractPlus](#) | Full Text: [PDF](#)(200 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 2. **An approach for implementing efficient superscalar CISC processors**  
 Hu, S.; Kim, I.; Lipasti, M.H.; Smith, J.E.;  
[High-Performance Computer Architecture, 2006. The Twelfth International Symposium on](#)  
 11-15 Feb. 2006 Page(s):41 - 52  
 Digital Object Identifier 10.1109/HPCA.2006.1598111  
[AbstractPlus](#) | Full Text: [PDF](#)(789 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 3. **The impact of resource partitioning on SMT processors**  
 Raasch, S.E.; Reinhardt, S.K.;  
[Parallel Architectures and Compilation Techniques, 2003. PACT.2003. Proceedings. 12th Internatir](#)  
 27 Sept.-1 Oct. 2003 Page(s):15 - 25  
 Digital Object Identifier 10.1109/PACT.2003.1237998  
[AbstractPlus](#) | Full Text: [PDF](#)(320 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 4. **An instruction set and microarchitecture for instruction level distributed processing**  
 Ho-Seop Kim; Smith, J.E.;  
[Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on](#)  
 25-29 May 2002 Page(s):71 - 81  
 Digital Object Identifier 10.1109/ISCA.2002.1003563  
[AbstractPlus](#) | Full Text: [PDF](#)(378 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 5. **Using rewriting rules and positive equality to formally verify wide-issue out-of-order microprocessor reorder buffer**  
 Velez, M.N.;  
[Design Automation and Test in Europe Conference and Exhibition, 2002. Proceedings](#)  
 4-8 March 2002 Page(s):28 - 35  
 Digital Object Identifier 10.1109/DATE.2002.998246

[AbstractPlus](#) | Full Text: [PDF](#)(253 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**6. Power efficient instruction cache for wide-issue processors**

Badulescu, A.-M.; Veidenbaum, A.;

[Innovative Architecture for Future Generation High-Performance Processors and Systems, 2001](#)

18-19 Jan. 2001 Page(s):12 - 15

Digital Object Identifier 10.1109/IWIA.2001.955192

[AbstractPlus](#) | Full Text: [PDF](#)(304 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**7. Next cache line and set prediction**

Calder, B.; Grunwald, D.;

[Computer Architecture, 1995. Proceedings. 22nd Annual International Symposium on](#)

22-24 Jun 1995 Page(s):287 - 296

[AbstractPlus](#) | Full Text: [PDF](#)(1056 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**8. In-cache pre-processing and decode mechanisms for fine grain parallelism in SCISM**

Vassiliadis, S.; Blaner, B.; Eickemeyer, R.J.; Phillips, J.; Malik, N.;

[Computers and Communications, 1993. Twelfth Annual International Phoenix Conference on](#)

23-26 March 1993 Page(s):91 - 97

Digital Object Identifier 10.1109/PCCC.1993.344479

[AbstractPlus](#) | Full Text: [PDF](#)(700 KB) [IEEE CNF](#)

[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

